

INPUT THE TYPE OF MANUSCRIPT

# A Perpetuum Mobile 32bit CPU on 65nm SOTB CMOS Technology with Reverse-Body-Bias Assisted Sleep Mode

Koichiro Ishibashi<sup>†</sup>, Nobuyuki Sugii<sup>††</sup>, Shiro Kamohara<sup>††</sup>, Kimiyoshi Usami<sup>†††</sup>, Hideharu Amano<sup>‡</sup>,  
Kazutoshi Kobayashi<sup>‡‡</sup>, and Cong-Kha Pham<sup>†</sup>, *members*

**SUMMARY** A 32bit CPU, which can operate more than 100 years with 610mAH Li battery, or eternally operate with an energy harvester of in-door light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon On Thin Buried oxide) where gate length is 60nm and box layer thickness is 10nm. The threshold voltage was designed to be as low as 0.19V so that the CPU operates at over threshold region, even at lower supply voltages down to 0.22V. Large reverse body bias up to -2.5V can be applied to bodies of SOTB devices without increasing gate induced drain leak current to reduce the sleep current of the CPU. It operates at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14 $\mu$ A at 0.35V with the body bias voltage of -2.5V can be obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.

*key words: Microprocessor, Low Power design*

## 1. Introduction

Perpetuum mobile computing is one of the key technologies to achieve trillion sensor universe, in which sensors along with super low power micro-controller unit (MCU) operate with harvesting energy or small coin batteries without maintenance. The super low power MCU should consume very tiny energy not only in operation mode but in sleep mode. When the average power of the MCU is less than the average harvesting power, the sensor nodes can operate eternally. This paper describes the first CPU which attains the conditions above by using the key technology called silicon on thin buried oxide (SOTB). As a step forward from the previous papers on the SOTB technology itself [1-3, 9, 10], this paper focuses on 32bit CPU implemented with the SOTB. The contribution of this paper is summarized as follows.

(1) This paper shows the first practical CPU implementation with the SOTB technology. Additional evaluation results, a comparison to other competitors and discussion for perpetuum mobile computing are added to the extended abstract paper [4] which is the basis of the paper.

(2) This paper also shows the chip with practical size of logic gates and memory cells. Although some specialized

chips with practical size (an FPGA[11] and an accelerator[12]) with the SOTB were reported, no report has been done for common chips with logic gates and memory cells.

This paper is organized as follows. Section 2 describes the structure of 65nm SOTB devices for the fabrication of the CPU. Then in Section 3, we will introduce the structure and circuits of the CPU. Characteristics of the fabricated CPU are evaluated in Section 4 followed by the discussion in Section 5, and Section 6 concludes this paper.

## 2. SOTB Structure and Advantage for Low Power Micro Controller Unit (MCU)

The CPU was fabricated by using the 65nm SOTB CMOS technology.

The technology consists of two kinds of devices, one is SOTB devices whose gate length is 60nm for core logic and SRAM(Fig.1(a)), and the other is bulk devices(Fig.1(b)) whose gate length is 400nm for IO circuits. In the structures of 65nm SOTB as shown in Fig. 1(a), the SOTB devices has an SOI layer thickness of 12 nm [1]. The specification of each region is summarized in Table 1. The BOX layer and gate oxide thicknesses are 10 and 2.0 nm, respectively. The body biases for NMOS “VBN” and PMOS “VBP” are applied from the Pwell and Nwell, respectively. Since Pwell and Nwell have neither source nor drain junctions due to dielectric isolation by the BOX layer, we can apply large reverse body bias up to -2.5V, which corresponds to the limitations on junctions between the Pwell and the Nwell. The original threshold voltage at body bias of 0V can be decreased to 0.20V for NMOS and 0.19V for PMOS to attain low voltage and fast operation of the CPU.

Thanks to the thin BOX layer, the body bias constants of the SOTB devices are so large [2]. We can apply large reverse body bias (RBB) to both NMOS and PMOS devices, as shown in the equation below.

$$VBB = VBN = VDD - VBP \quad (1),$$

where VBN is body bias of NMOS and VBP is that of PMOS transistors. The value “ $\gamma$ ” is defined in the following equation.

$$\gamma = \Delta V_{th} / |\Delta VBB| \quad (2)$$

The value can be increased to 150 mV/V, which is almost three times higher than bulk devices at the same

<sup>†</sup>The authors are with The Univ. of Electro-Communications, Tokyo, Japan,

<sup>††</sup>The authors are with Low-power Electronics Association & Project (LEAP), Tsukuba, Japan


<sup>†††</sup>The author is with Shibaura Inst. of Tech., Tokyo, Japan

<sup>‡</sup>The author is with Keio Univ., Yokohama, Japan


<sup>‡‡</sup> The author is with Kyoto Inst. of Tech., Kyoto, Japan

technology node.

Leakage which flows on a F.O 4 25-stage ring oscillator is measured as shown in Fig.2[3]. When we apply RBB, the leakage monotonically decreases without increasing GIDL(Gate Induced Drain Leakage) which is often observed in bulk devices. We can decrease leakage down to 10pA at a supply voltage of 0.3V and VBB of -2V on the 100 –inverter ring oscillator.



(a) Cross-sectional view of Core and SRAM regions of 65nm SOTB technology




(b) IO Cross-sectional view of Bulk Region

**Fig.2** Structures of devices and photomicrographs of the IO Region and Core and SRAM regions of 65nm SOTB technology.

**Table 1** Specification of IO and Core Region

IO Region(Bulk)	3.3V Lg=400nm, T <sub>sion</sub> =7.5nm, Twin Well
Core Region (SOTB)	0.2-1.2V Lg=60nm, T <sub>sion</sub> =2.0nm, TSOI=12nm, TBOX=10nm, Triple Well VTP/VTN(VBB=0)=0.20V/0.19V(Logic) =0.24V/0.22V(Memory)
Metal Layers	7 metal(5 fine, 2 Semiglobal), 1 AL



**Fig.2** Measured leakage of a ring oscillator on SOTB devices. The ring oscillator consists of 25-stage FO4 inverters.

### 3. Structure and circuit for 32 bit CPU

V850Estar [13] compatible 32 bit microcontroller for signal processing, car electronics and digital servo motor control is implemented. It has RISC instruction set including operations for multiplies, saturation calculations, and bit manipulations. 5-stage standard in-order pipeline can execute most of instructions in a clock cycle. Here, instead of using the cache memory, local data memory is provided, and instructions are fetched from the memory outside the chip.


Structure of power lines, FF circuits, and power line operating waveforms of CPU are shown in Fig. 3. The power lines for CPU logic and SRAM are separated [4]. As for the CPU logic, VDD and VSS are power lines, and VBN and VBP are body biases for NMOS and PMOS, respectively. The VBB for logic is tuned to -0.5 V and that for SRAM is tuned to -1.0 V so as to attain minimum energy per cycle value. As for the SRAM memory array, supply voltage of SRAM, VDDM, is 0.1V higher than VDD to attain stable operation of SRAMs. In order to prevent leakage on the boundary between SRAM array and CPU logic, Memory IO circuits that consist of NAND gates is introduced. Clocked CMOS input type DFF is introduced to attain low voltage operations of logic circuits.

Since the data stored in the DFF is not gone in standby mode when the large body bias is applied, we need neither extra back up latch[5] nor retention FF[6] to restore the data during standby. As soon as the mode of the CPU changes from sleep to operation mode, the CPU can resume operation by using data stored in the FF latch. This is an advantage of the body bias techniques from the viewpoints of compatibility with legacy design and area overhead.


A photomicrograph of the CPU core and the chip architecture are shown in Fig. 4. The CPU core consists of in-order 5-stage pipeline, and 4 blocks of 32Kword X 9 data memory. Instructions are fed from an instruction memory out of the chip through the IO circuits. The CPU core consists of 50.1K gate logic and 1.15 Mbit

6T SRAM arrays, and occupies 2.1 mm<sup>2</sup>. The CPU chips are also fabricated by 65nm bulk-only CMOS using the same mask pattern to compare characteristics of CPUs for SOTB and Bulk devices.

Layout pattern of the region where primitive cells are located is also shown in Fig. 4. The cell height is 9 grids of 200nm M1 pitch, which corresponds to 1.8 μm height. We use silicided diffusion layers for VBN and VBP wires. Since the diffusion layers runs horizontally without any gap, noise occurred in the primitive cells in operation mode is reduced, thereby obtaining stable operations of the circuits, even applying RBB in operation mode.



**Fig.3** Structure of power lines of CPU, circuit of DFF, and schematic operating waveforms of CPU.



**Fig. 4** CPU chip photomicrograph, CPU structure, and SEM photomicrograph of the region where primitive logic cells are paved.

#### 4. Evaluation of the 32 bit CPU

Recently low power and low voltage operation of CPU is attained by lowering the supply voltage below threshold voltages of MOSFETs[7]. However, the CPU cannot operate fast due to sub threshold operation of logic circuits. The threshold voltages of CPU on SOTB can be decreased so that the CPU operates at over-threshold

region, thereby operating at fast speed even at lower supply voltages.

Fmax of 32bit CPU core which was fabricated by bulk and SOTB processes are as shown in Fig. 5. A simple test program to check the CPU functions including ADD instruction and the data memory read/write operations is carried out for the measurements. While instructions are supplied from the ROM outside of the chip, data are stored in the data memory inside the chip. CPU on bulk CMOS operates down to 0.5V however the Fmax is only 1MHz. The maximum operating frequency of CPU on SOTB changes depending on VBB. At the optimized VBB condition, where VBB is -0.5V and VBBM is -1.0V, the CPU can operate down to 0.22V and 1MHz. This is the lowest supply voltage of CPU ever reported[5]. The CPU on SOTB also operates at 14MHz at 0.35V and 46MHz at 0.5V. The CPU on SOTB operates at lower supply voltage than bulk by 0.28V, and operates faster by a factor of X46 at a supply voltage of 0.5V.

The power consumption of synchronous logic circuit is expressed as equation (3).

$$P = P_{AC} + P_{DC} = 1/2 AnCV^2f + nI_LV \quad (3)$$

Where A is activity ratio of the circuit, n is number of logic gates, C is average capacitance of each gate, V is supply voltage, f is operating frequency, and I<sub>L</sub> is leakage of each gate. When we divide the power by cycle frequency, we can obtain energy per cycle value as shown as equation (4)

$$E = E_{AC} + E_{DC} = 1/2 AnCV^2 + nI_LV/f \quad (4)$$

The energy per cycle value consists of AC energy and DC energy. AC energy can be reduced as supply voltage is reduced, however, the DC energy will increase because frequency reduces rapidly. The energy per cycle value has a minimum value called as Emin.

Measured energy per cycle of the 32bit CPU is shown in Fig. 6. The body biases, VBN, VBP, VBNM, VBPM were externally applied. The leakage of these terminals was measured and they are less than the resolution of the measurement instrument, which is less than 20 nA. The values do not affect the total energy per cycle values. When VBB(Logic RBB voltage) and VBBM(Memory RBB voltage) are suitably applied, the Emin can be drastically reduced. Emin for logic is 9.5 pJ/cycle at a supply voltage of 0.3V. Emin of 2.7 pJ/cycle for SRAM is obtained at a higher supply voltage of 0.4V(VDDM = 0.5V). The total Emin can be obtained when VDD is 0.35V and VDDM is 0.45V. It reaches to 13.4pJ/cycle. Even when the CPU operates by Emin at 0.35V, it operates at high frequency of 14MHz, while CPU of ref[7] operates at only 73KHz at the Emin condition. Therefore, the CPU on SOTB can achieve high performance with the smallest energy per cycle value.

Sleep current of the 32bit CPU under large reverse VBB is shown in Fig. 7(a). We can reduce the sleep current by more than three orders of magnitude when

the VBB of -2.5V is applied. The sleep current of 0.14  $\mu\text{A}$  can be obtained at a supply voltage of 0.35V. The effect to reduce the sleep current can be achieved even when the temperature increases as shown in Fig.7(b). Therefore, we can prevent thermal runaway which is caused by positive feedback of leakage and temperature rise due to Joule heating.

The operating and sleep current of CPU are normally the trade-off on MCUs. Fig. 8 shows a comparison of sleep current and operating current of commercially available MCU and the proposed CPU. Table 3 shows the specification of CPUs under comparison. The proposed CPU can reduce both sleep current and operating current simultaneously, and it can reach 38 $\mu\text{A}/\text{MHz}$  operating current and 0.14 $\mu\text{A}$  sleep current.




Fig.5 Maximum operating frequency of CPUs by bulk and SOTB, where VBB is parameterized for SOTB.

### 5. Discussion on Perpetuum Computing

We have estimated average current and battery life when the CPU is used with a 610 mAH battery (equivalent to CR2032 Li coin battery), and compatible energy harvesters as shown in Table 2. When the CPU becomes sleep mode for 100s after it operates for 100ms periodically on SOTB, the estimated life of the battery becomes 134 years. This life is longer than that uses commercially available CPUs at any operation-sleep time ratio. The CPU operates at average current of 0.52 $\mu\text{A}$ , and it eternally continues to operate even with the ambient light energy harvesters that generate 10 $\mu\text{A}/\text{cm}^2$  indoors. Therefore, the proposed CPU can realize the Perpetuum mobile computing.




Fig. 6 Measured Energy per cycle values of CPU for Bulk devices and SOTB devices. (a) Energy for CPU logic, (b) Energy for SRAM array for CPU, (c) Total energy for CPU.




Fig.7 Measured sleep current of CPU on SOTB

In order to make sure the operation of the Perpetuum computing, we made a demonstration system as shown in Fig. 9. The system has a small Si solar cell of 3cm by 6cm for the supply of the chip including CPU, SRAMs, and IOs. The acceleration sensor detected the motion of a horse doll and the CPU could operate with the power from indoor light intensity. So the demo system proves that the CPU can operate eternally as long as indoor light exists.





Fig.8 Mapping for sleep current vs operating current

**Table 2.** Conditions for obtaining Perpetuum mobile CPU

Operation time/ Sleep Time	Average Current ( $\mu$ A)	610 mAH Battery Life (Year)	Capable Harvest Power ( $cm^{-2}$ )
100ms/100s	0.52	134	Ambient Light In door (10 $\mu$ W)
100ms/10s	3.94	17.6	Thermal Energy (30 $\mu$ W)
100ms/1s	38.1	1.8	Vibration (100 $\mu$ W)
Always in operation	380	0.18	Ambient light Out door (10000 $\mu$ W)



**Fig.10** A picture and block diagram of the demonstration system.

**6. Conclusions**

A 32bit CPU which can operate eternally with an energy harvester is demonstrated. The CPU was fabricated by using 65nm SOTB CMOS technology. Large reverse body bias up to -2.5V can be applied to bodies of SOTB in sleep mode. It operates at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14 $\mu$ A at 0.35V with VBB of -2.5V can be obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.

**Table.3** Comparison with related work

	This work	Ref [8]	Ref[7]
Technology	65nm SOTB CMOS	32nm CMOS	0.18 $\mu$ m CMOS
IP	32bit CPU, 50Kgate	IA-32 processor	32bit M3
VDD range	0.22V(Vmin) – 1.2V	0.28V – 1.2V	0.35V – 0.75V
SRAM	1.15 Mbit Data memory 6T High density [1] VDD + 0.1V	8KByte Code \$ 8KByte Data \$ 10T 0.55V operation	24Kbit (Retention) 10T
Energy/Cycle	13.4pJ 0.35V	170pJ 0.45V	28.9 pJ 0.4V
Frequency	1MHz 0.22V 4MHz 0.28V 14MHz 0.35V	3MHz 0.28V  915MHz 1.2V	  73kHz 0.4V /1MHz 0.5V
Sleep Current, Leakage	0.14 $\mu$ A	-	100pW/460pW

**Acknowledgments**

This work was performed as “Ultra-Low Voltage Device Project” funded and supported by the Ministry of Economy, Trade and Industry (METI) and the New Energy and Industrial Technology Development Organization (NEDO). The chip design was supported by VLSI Design and Education Center(VDEC), the University of Tokyo in collaboration with Synopsys, Inc, Cadence Design Systems, Inc, and Mentor Graphics, Inc.

**References**

[1] Y. Yamamoto, H. Makiyama, H. Shinohara, T. Iwamatsu et al., “Ultralow-Voltage Operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM Down to 0.37 V Utilizing Adaptive Back Bias,” VLSI Technology Symposium , pp. T212-213, June 2013.

[2] H.Makiyama, K.Horita, T.Iwamatsu, H.Oda, N.Sugii, Y.Inoue, Y.Yamamoto, “Design Consideration of 0.4V-Operation SOTB MOSFET for Super Low Power Application,” 2011 Int. Meeting for Future of Electron Devices, Kansai, pp. 42-43.

[3] Shotaro Morohashi, Nobuyuki Sugii, Toshiaki Iwamatsu, Shiro Kamohara, Yudai Kato, Cong-Kha Pham, and Koichiro Ishibashi, “A 44 $\mu$ W/10MHz Minimum Power Operation of 50K Logic Gate using 65nm SOTB Devices with Back Gate Control”, 2014 S3S Conference, Oct. 2014, Monterey, CA.

[4] K. Ishibashi, N. Sugii, K. Usami, H. Amano, K. Kobayashi, Cong-Kha Pham, H. Makiyama, Y. Yamamoto, H. Shinohara, T. Iwamatsu, Y. Yamaguchi, H. Oda, T. Hasegawa, S. Okanishi, H. Yanagita, S. Kamohara, M. Kadoshima, K. Maekawa, T. Yamashita, Duc-Hung Le, T. Yomogita, M. Kudo, K. Kitamori, S. Kondo, and Y. Manzawa, “A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14 $\mu$ A Sleep Current using Reverse Body Bias Assisted 65nm SOTB CMOS Technology,” Cool Chips XVII, April 2014, Yokohama, Japan.

[5] Y. Kanno, H. Mizuno, Y. Yasu, K. Hirose, Y. Shimazaki, T. Hoshi, Y. Miyairi, T. Ishii, T. Yamada, T. Irita, T. Hattori, K. Yanagisawa, and N. Irie, “Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor,” ISSCC 2006, 29.4, Feb. 2006, San Francisco, CA.

[6] O. Ozawa, K. Fukuoka, Y. Igarashi, T. Kuraishi, Y. Yasu, Y. Maki, T. Ipposhi, T. Ochiai, M. Shirahata, and K. Ishibashi, “Low Power SOC Design Using Partial-Trench-Isolation ABC SOI (PTI-ABC SOI) for Sub-100-nm LSTP Technology,” 2006 VLSI Circuit Symposium, June 2006, Honolulu, Hawaii.

[7] G. Chen, M. Fojtik, D. Kim, D. Fick et al., “Millimeter-Scale Nearly Perpetual Sensor System with Stacked Battery and Solar Cells,” ISSCC Dig. Tech. Papers, pp. 288-289, Feb., 2010.

[8] S. Jain, S. Khare, S. Yada, A. V et al., “A 280mV-to-

- 1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS,” ISSCC Dig. Tech. Papers, pp. 66-67, Feb., 2012.
- [9] S.Morohashi, N.Sugii, T.Iwamatsu, S.Kamohara, Y.Kato, C.-K. Pham, K.Ishibashi, “A 44uW/10MHz Minimum Power Operation of 50K Logic Gate using 65nm SOTB Devices with Back Gate control,” Proc. of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp.1-2, 2013.
- [10] N.Sugii, Y.Yamamoto, H.Makiyama, T.Yamashita, H.Oda, S.Kamohara, Y.Yamaguchi, K.Ishibashi, T.Mizutani, T.Hiramoto, “Ultralow-Power SOTB CMOS Technology Operating Down to 0.4V,” J.Low Power Electron. Appl. 2014,4,pp.65-79.
- [11] M.Hioki, C.Ma, T.Kawanami, Y.Ogasahara, T.Nakagawa, T.Sekigawa, T.Tsutsumi, H.Loike, “SOTB Implementation of a Field Programmable Gate Array with Fine-Grained Vt Programmability” J. Low Power Electron. Appl. 2014, 4, pp.188-200.
- [12] Honlian Su, Yu Fujita and Hideharu Amano, “Body Bias Control for a Coarse Grained Reconfigurable Accelerator Implemented with Silicon on Thin BOX Technology” Proc. of FPL2014, Sept. 2014.
- [13] <http://japan.renesas.com/products/mpumcu/v850/>

**Koichiro Ishibashi** received PH. D degree from Tokyo Institute of Technology in 1985. He has been a professor of The University of Electro-Communications, Tokyo, Japan since April 2011. He has served guest professors at Ho Chi Minh City University of Science and Ho Chi Minh City University of Technology since 2012. He is a member of IEICE and a Fellow of IEEE.

**Nobuyuki Sugii** received the B.S., M.S., and Ph.D. degrees from the University of Tokyo. He leads the SOTB (Silicon on Thin Buried Oxide) research group in the Low-power Electronics Device Association & Project (LEAP). Since 2004, he also serves as a visiting professor for the Tokyo Institute of Technology.

**Shiro Kamohara** received the Ph.D. from Tokyo metropolitan University in electrical and electronic engineering in 2008. He is a member of Renesas Technology Corp since 2003 and Renesas Electronics Corp since 2010. He concurrently served as Semiconductor Leading Edge Technologies, Inc (Selete) since 2006. Now he has doubled as Low-power Electronics Association & Project (LEAP).

**Kimiyoshi Usami** received Ph.D in electric engineering from Waseda University. He is a professor in the Department of Information Science and Engineering at the Shibaura Institute of Technology. His research interests include energy-aware computing and ultra-low-power voltage design. He is a member of IEICE and IEEE

**Hideharu Amano** received a Ph.D in electric engineering from Keio University. He is a professor of Information and Computer Science at Keio University. His research interests include parallel architecture and reconfigurable computing.

**Kazutoshi Kobayashi** received his B.E., M.E. and Ph. D. in Electronic Engineering from Kyoto University, Japan in 1991, 1993, 1999, respectively. Since 2009, he has been a professor at Kyoto Institute of Technology. He was the recipient of the IEICE best paper award in 2009 and the IRPS best poster award in 2013.

**Cong-Kha Pham** received the B.S., M.S., and Ph.D. degrees in 1988, 1990 and 1992, respectively, all from the Sophia University, Tokyo, Japan, in Electrical and Electronics Engineering. Since April 2000, he has been an Associate Professor of the Department of Electronic Engineering at the University of Electro-Communications, Tokyo, Japan. He is a member of the IEEE and IEICE.