//
// ADDER32
//

`timescale 1ps/1ps

`include "./verilog_rtl/ADDER32/ADDER32.v"