Multi-stage Interconnection Network Recursive-Clos(R-Clos) II: a scalable hierarchical network for compiler directed multiprocessor ASCA

Tomohiro Morimura‡ Kensuke Tanaka‡ Keisuke Iwai‡ Hideharu Amano‡
‡Department of Computer Science, Keio University
3-14-1 Hiyoshi, Kohoku-ku, Yokohama, 223-8522 Japan
E-mail: {morimura,kensuke,iwai,hunga}@am.ics.keio.ac.jp

Abstract *In 1998, we proposed a multistage interconnection network Recursive-Clos(R-Clos) for a multiprocessor ASCA to schedule the data transfer statically. R-Clos consists of hierarchically clustering multiple Clos networks with extra intermediate stages. Although, R-Clos satisfy our goals as for schedulability and expandability, transfer ability between layers still insufficient. In this paper, we modify R-Clos, and modified R-Clos is named R-Clos II. R-Clos II provides multiple paths to other level-1 cluster, while R-Clos does only one path. A basic scheduling schemes and a heuristic scheduling schemes for level-1 (Clos) network are also introduced. The switch chip of R-Clos II was fabricated on 0.35 μm gate array with dedicated switch architecture for the static packet scheduling. The average latency of this switch chip is 40% lower than that of usual single channel input queuing switch.*

To compare R-Clos II with the original R-Clos, the throughput and the latency are also analyzed with computer simulation. The hardware cost of R-Clos II are only 8% larger than that of R-Clos.

Keywords: multiprocessor,multi-grain parallel processing,multi-stage interconnection network

1 Introduction

In multiprocessor systems, overhead of processor communication is often limits the total performance of parallel processing.

To achieve effective parallel processing including processor communication, we have proposed and developed a multiprocessor system ASCA[4] (Advanced Scheduling oriented Computer Architecture) tailored for multi-grain parallelizing scheme[1][2], one of effective parallelizing schemes. The aim of ASCA is to obtain high effective performance with adopting the multi-grain parallelizing and the compiler static optimization techniques. For the purpose, ASCA has a dedicated hardware structure which can show their behavior clearly to the compiler for static scheduling. An interconnection network is often critical in multiprocessors performance to save the communication overhead between processors. In 1998, Recursive-Clos(R-Clos)[6] was proposed as an interconnection network of ASCA. R-Clos is hierarchically extended Clos network, a 3-stage MIN(Multistage Interconnection Network), with adding extra intermediate stages.

Although high degree of bandwidth within a cluster and schedulability of R-Clos network are suitable for our goal, transfer ability between layers are insufficient, since routing paths to other clusters are restricted.

In the next section, ASCA system and R-Clos are introduced. In section 3, modified R-Clos, a solution of the insufficient bandwidth between layers, named R-Clos II, is proposed. In section 4, the basic scheduling scheme on R-Clos II and a heuristic scheduling scheme to level-1 (Clos) network are introduced. The switch architecture for static scheduling implemented on 0.35μ gate array are described in section 5. The evaluation of R-Clos II compared with R-Clos and Clos network are in section 6. Finally, we conclude about proposed R-Clos II and mention the future works.

2 Interconnection Network for ASCA

2.1 Multiprocessor system ASCA

ASCA is a scalable shared-memory multiprocessor consisting of a large number (256 - 4096) of processing elements(PEs) with a scalable hierarchical interconnection network. As shown in Fig.1, ASCA has a simple hierarchical clustering structure for corresponding to various level parallel processing: near-fine grain, medium grain (loop-division) and coarse grain (macro data-flow) parallelizing. The PE consists of custom RISC processor MAPLE[5] and