



First of all, let's review the cache memory. It is a small high speed memory for storing frequently accessed data or instructions. It is essential for modern computers, so most of you know of it.



I showed this diagram of memory hierarchy in the previous lesson. In this diagram, there are three levels, but I simplize the structure to only a single one.



Important design issues of cache are shown here.



Let me explain the basic structure of cache with this simple figure for very small cache system. Here, the main memory is 1KB and cache is 64B. Cache system is managed with small data block. Here a block is 8 bytes. That is this cache can store 8 blocks. Of course, the size is too small but the structure itself is the same as the practical cache. And also note that the main memory is L2 cache for the multi-core CPU. So, I will use this figure in order to save the number of digits. There are 128 blocks in the main memory, and a block is stored into the cache block whose least three bits are the same. Here this 0011010 block is stored into 010 of the cache memory. These three bits are called the index. The other 4 bits are used as an identifier of the block, and called key or tag. The cache directory or tag memory is provided to keep the tag that is stored in the cache. This example, 0011 is stored here. When address from CPU is given, the cache directory and the cache are referred at the same time by the index, and if the upper 4 bits of the address matches to the key stored in the cache memory, it means that the target block is in the cache. It is called hit. In this case, the read out data is forwarded to the requesting CPU. This simplest mapping is called the direct map.



If the upper 4bit address from the CPU does not match the key from the directory, it means that the target block is not stored in the cache. This is called cache miss. In this case, the target block must be fetched from the main memory and stored in the cache. At the same time, the directory is rewritten with the corresponding key. In this case, 0000. This operation is called replace. In the direct map cache, two blocks whose index is the same cannot stored in the cache memory. The cache miss by conflicting the index is called the conflict miss. The miss ratio of the direct map cache is not good because of this type miss.



In order to improve it, two cache blocks form a set, and the index is assigned to each set. Here, there are 4 sets, and least two digits of the block number is used for the index. Here index is 10, and the block 0011010 is stored here. Two cache directories are provided for each way of the cache, and referred by the same index in parallel. The comparison is also done in parallel, and if either of them matches, the data is forwarded to the CPU. This structure is called 2-way set associative map. Apparently, the flexibility of storing the block is improved compared with the direct map method.



The case that causes the conflict can be saved because they can be stored in the different ways like this. Similarly, 4-way, 8-way and more can be defined. But here I will omit the explanation.



For the read operation, when cache is hit, the data are forwarded to the CPU. If miss happens, the main memory is accessed and the fetched block is filled into the cache. However, for the write operation, there are two policies. One is write through. In this policy, when write request hits, the written data are forwarded to the main memory directly.



There are two policies when write request miss-hits. Write non-allocate or direct write bypasses the cache and the data are directly written into the main memory. This policy is easy to be implemented, but the hit ratio is slightly degraded.



Write allocated or fetch-on-write fetches the block like read-miss happens.



After the replacement, the data are written just like the case of write hits. Because of the locality of access, the replaced block may be accessed soon. So, the hit ratio is slightly better than that of write-non-allocate policy.



Another policy is write back. In this policy, the write data are written into only cache, but the main memory are not updated. In this case, the content of cache is different from the main memory. In order to show it, the dirty bit is provided to every directory entry and when first write hits, the bit turns on.



When the dirty cache block becomes the target of replacement, it must be written back.



After the write-back, the new cache is filled, at that time the dirty bit of the cache entry is reset to show the cache is clean, that is the content of the cache block is the same as the main memory.



OK. Now, let me explain about the cache for multi-core system.



A simple idea is to share the cache with multi cores. Of course, it causes the severe access conflict at the cache. If multi-port memory is used, the conflict is reduced. However, a large multi-port memory is hard to be implemented, and the multi-port function is only available for read requests. Thus, shared cache is used for a L2 cache.



Another idea is private cache. Each processing unit or core has its own cache. It has a benefit of high speed data access and also reducing the shared bus. However, it causes the cache coherence problem or cache consistency problem.



Here, I will show a bus as a simple wire images. However, note that it is just a logical image. It can be actually implemented as logic gates inside the chip.



When a PU reads the block, the main memory or L2 cache is accessed and the block A is read out. Another PU can copy the same block A in its own cache. If only read operations are executed, there is no problem.



However, what happens a PU writes data, the block is updated, but another PU who has the same copy cannot know of that. As a result, the content of two caches becomes different or inconsistent.



The words coherence and consistency are complement. That is coherence defines the behavior or reads and writes to the same memory location, while consistency is for other memory location. Since the cache block may include both, I think both are OK to use.

Cache Con	sistency	Protocol
<ul> <li>Each cache keeps consistency by monitoring (snooping) bus transactions.</li> </ul>		
Write Through: Every written data updates the shared memory. Frequent access of bus will degrade performance		
Write Back:	Invalidate	Basis (Synapse) Ilinois Berkeley
	Update (Broadcast)	Firefly Dragon

For keep consistency a certain protocol is needed. There are various types of protocols. I will introduce representative ones.





The idea of the snoop cache came from the write through cache. I am going to explain the invalidation type first. Assume that two PUs read the cache block, two copies are made.



When a PU writes the data, it is transferred to the main memory since it is a write through cache. At that time, the address and the information which shows the request is write are transferred through the bus. Since the information on the bus can be monitored by other cache, all cache modules check its address and whether it is matched any block in the cache. If it matches, the cache turns its block to invalidate or I. For this purpose, like the dirty bit, all entries need the flag which shows the valid or not. This monitoring operation is called snoop, since the cache monitors everything secretly.



When write miss happens, the data are sent to the main memory directly in the write-non-allocate type cache. But each cache snoops it and invalidates the block similarly to the case of write hit.



Write allocate type cache can work in the same manner. If write miss happens.



The block is fetched from the main memory, and the data are written on it.



Other copies are invalidated by snooping the data.



Instead of invalidating the block, the data can be written into the cache as well as main memory. The copies are updated, and the contents can be kept the same as the main memory. This case, the block was not invalidate. This concept is called the update style.



For snooping the shared bus, the directory is needed for shared bus as well as for the CPU. The contents must be the same. Dual port memory is sometimes used, but twin memory modules which synchronized only writing is easier.



Let's try a simple quiz.



Let's try a simple quiz.



The early snoop cache uses the write through cache and several commercial machines were successful. However, in bus connected multiprocessors, the write through cache has a problem of bus congestion, and the performance improvement of a CPU become great, the write through cache became unpractical.



The implementation to the write back cache is relatively difficult. Here, I show the simplest protocol. Each directory entry has 2 bits; valid/invalid and clean/dirty. A block has three states Clean, Dirty or Invalidate. When two PUs read the data, these blocks become Clean.


The problem is when a PU writes the data. As common write back cache, the state changes from Clean to Dirty. In order to notice other PUs, the invalidation signal is transferred on the shared bus. It includes only address and invalidation request. By snooping the address, each cache changes its state from Clean to Invalidated like this. Once the state becomes Dirty, of course, no transactions on the shared bus are needed. The block marked Dirty can be read and write freely as common write back cache does.



The problem happens when the cache marked dirty is accessed by the other PU. When this PU reads the data, since it is invalidated, a miss occurs. It sends the read request to the main memory, but there is a dirty cache.



This cache snoops the shared bus and recognizes the read request. At that time, this cache stops main memory answering the request and

instead it, the cache sends the block on the bus and write back is done. After that, the block is transferred to the requesting cache. The write back and filling requesting cache can be done in the multi-casting manner if the bus protocol allows. After this operation, both cache blocks become Clean.



What happens the PU causes the write miss. As the case of read miss, the request goes to the main memory same, since the write back cache uses the write allocate policy.



The cache providing the Dirty block responds as well and writes the block back to the main memory, then it is forwarded to the requesting cache. After writing data into the block, it directly turns into Dirty state. On the other hand, after sending the block, the supplier's state becomes Invalidated directly.



The cache protocol can be described by the state transition diagrams. Two diagrams must be provided. One is from CPU request and the other is from the shared bus.



The basic protocol can be improved. One idea is providing exclusive state by adding an extra bit to each directory entry. It is set when there is no other copy in the system. Dirty cache is always exclusive. So, four states; clean exclusive, clean sharable, dirty exclusive and invalidated are used. When the first PU reads the block it becomes Clean Exclusive. It can be detected there is no notice from other caches snooping the shared bus.



If other cache reads the same block, the cache with CE block responds, and both cache blocks turn to the Clean Sharable. In this case, the operation of this protocol is the same as the basic protocol.



When the PU writes the data into the block with the CE, it changes its state into Dirty Exclusive without sending the invalidation signal on the bus. This is only the benefit of introducing the exclusive state. Some people think that the performance improvement by introducing the CE is not so large. However, because the shared data between PUs is actually not so large, most of invalidation signals in the basic protocol are in vain. So, this protocol called MESI or Illinois protocol is popularly used.





Another idea is introducing the concept of ownership. Dirty or clean is decided whether the content of block is the same as that of the main memory or not. But, by using the concept of ownership, the cache can behave instead of the main memory. Here, four states, owned sharable, owned exclusive, unowned sharable and invalidated. The default owner is the main memory, when a PU reads the data the copy becomes unowned sharable.



When a PU writes the data, the block with unowned sharable sends the invalidation signals, and the all US blocks are invalidated. At that time, the block turns Owned Exclusive, that is, the PU becames the owner.



When a PU occurs the read miss, the cache issues the request to the owner not for the main memory. This case, the owner, the cache with OE responds.



In this case, the block is transferred to the requesting cache without write-back to the main memory. This method has two benefits: First, since the write back only occurs when the owner is replaced, redundant write back can be reduced. Second, the cache-to-cache data transfer can be done with much more speed than data transfer between the main memory or upper level cache. After the block transfer, the owner becomes owned sharable, and the requesting cache becomes US. Note that, this US block is consistent to the owner, not the main memory. This is called MOSI protocol or Berkeley protocol.



We can use update style protocol instead of the invalidation. This MES protocol only uses CE, CS, and DE. The protocol is almost the same as that of Illinois or MESI protocol. That is, the first reading cache block becomes CE but by the access from the next PUs, they all turn to CS.



But the next step is quite different. When a PU writes the data, it is transferred both to main memory and other copies. Since the other cache block copy is updated, the state keeps CS. It means that once the state becomes CS, the writing data are always transferred through the shared bus.



However, when a PU writes the data into CE block, it turns into DE without sending invalidation signal. And for DE blocks, the connecting CPU can read/write freely. It is called MES protocol or Firefly protocol named after DEC's workstation.



Another update style protocol uses both the concept of exclusive/shared and ownership. Thus, four states OS, OE, US, and UE are used.

When the first PU reads the data, the block state becomes UE.



If the second PU reads the same cache block, both blocks become US.



When a PU writes the block with US, the data are directly transferred through the shared bus and the cache copy is updated. Thus, although the owner state becomes OS, the state of copies stays in US. It is like the behavior of Firefly protocol.



On the other hand, when the PU miss-hits the block, it requires the block to the owner like Berkeley protocol.



In this case, the cache block is transferred from the owner directly. In this case, the owner becomes OS while the requesting cache block becomes US.



Like Illinois protocol, the writing request to US block changes its state into OE without using any bus transaction.



The cache coherence protocol can be classified by the states attached to each cache block. First, the block is classified into valid or invalid. For the valid block, if there is no other copy, it is exclusive. Also, if it is an owner, the state is owned. Thus, a block is in one of five states OE, OS, UE, US, and I. In order to simple representation, OE is called M for modified, OS is O for owned, UE is E for exclusive, US is S for sharable, and I for invalidate. Since the protocol is represented with five letters MOESI, it is called the MOESI protocol class.



The protocols introduced before were summarized in this slide.



Let's compare the invalidate protocol versus update protocol. The drawback of invalidate protocol is the bus congestion caused by the frequent data writing to the shared data.



Assume that these two PUs share the same cache block and frequently write and read data. When this PU writes the data, it invalidates the copy with invalidation signal.



When PU attached to the invalidated cache reads the data, the cache block is written back to the main memory and transferred to the requesting cache.



Then this time, assume that this PU writes the data, this block is invalidated.



Then, if the PU reads the data, this time the data block is transferred the opposite direction. That is, by the frequent reads/writes by two PUs for the same block, a cache block goes and returns iteratively. This phenomenon is called the ping-pong effect.



On the other hand, in the update protocol, once the state becomes CS, all writing data are transferred through the bus, if the update target cache is replaced. That is, the performance is the same as that of write through cache.

There are several proposals to solve these problems, there is no definitive method. In the current multi-core, the MESI or MOESI protocols are used now.





This slide shows the summary of today's lesson.





4つのコアを搭載可能、共有データのキャッシングはスヌープで 管理する








