Relaxed Consistency models and software distributed memory

Computer Architecture Textbook pp.79-83



Let's revisit to the readers-writers problem. For sending data from the writer to the reader, I said first the writer writes the data, then write 1 to the synchronization variable.



The reader reads the synchronization variable, and if it is 1, it reads the data from D. It seems to be correct. But is it true?



If the order of read/write access from/to different address is guaranteed, it is true. But, in most recent machines do not keep it. Exactly speaking if the sequential consistency or the total store ordering is guaranteed it the machine, it can be done.

Today, I would like to talk about the problem.



The words coherence and consistency are complement. That is coherence defines the behavior or reads and writes to the same memory location, while consistency is for other memory location. Today, I am going to treat only consistency, that is the case of two accesses are done to/from the different addresses.



First of all, let me explain about the sequential consistency. In this diagram, if both L1 and L2 are never established, the sequential consistency is guaranteed. I means that reads and writes are instantly reflected to the memory in order.



If it takes any delay to the memory or any change of the reference order, these two sentences can work at the same time. OK. let's examine the problem for the access order in a single processor first.



In the sequential consistency model, every access must be done in the order described in the program.



In order to enhance the performance of a single processor, read requests are often executed before pre-issued writes to other address in the write buffer. Here, this arrow mark shows the order which must be kept. This is used in common processors fromt the era of IBM370.



In order to avoid the interlock caused by the data dependency, the read operation must be done early as possible. So, it can be done before write requests in the write buffer. Of course, if the address in the write buffer is the same as the reading address, the data are directly read out from the write buffer. Note that we are today considering the consistency problem, not the coherent problem.



The diagram shows the order which must be kept. The order between this write and read is not have to be kept in the total store ordering.



When there are multiple memory modules which have different access time, it is difficult to keep the order of multiple writes. So, the partial store ordering relaxes the order between two write requests. In this model, finish of writes must be guaranteed with the synchronization operations. This ordering model was used for SPARC microprocessors, and sometimes called the processor ordering.

Partial Sto	ore Ordering	
	Write(A)	
	Read(B)	
	SYNC	
	Read(C)	
	Write(D)	
	↓ SYNC	
	Write(E)	
	Write(F)	



As this diagram shows, two write operations are issued to the different memory modules. That is, it is natural for distributed memory systems.



OK. then here is a quiz.



If there are several different memory modules, even for a single processor, it is difficult to keep the order of memory request. So, it is natural to relax all orders of memory accesses. We only need to keep the order between synchronization operation. That is, all memory accesses are finished before a synchronization operation, and the next access must not be started before the end of synchronization. This ordering model was adopted in IBM PowerPC.



This is the diagram of the weak ordering.



For keeping the memory consistency for CC-NUMA, first of all, consistency between different home memory must be relaxed. The data and related synchronization variables must be allocated on the same home memory.



As I introduced in the previous lesson, a lot of acknowledge messages are needed for invalidation, but since the writing data uses a relaxed consistency model, they are not needed. The home can reply just after sending invalidation messages.



We need to provide the memory fence operation for implementing the synchronization. Once this operation is issued, no access for the memory is accepted. They must wait for the finish of the synchronization operation.



For further performance improvement, the Stanford university proposed a further relaxed model for CC-NUMA machine. In this model, a synchronization operation is divided into Acquire and Release. Considering two types of synchronization operations, the restriction is further relaxed. This model is called a release consistency.



In this model, all memory accesses following acquire are not executed until the acquire is finished, and all memory accesses must be executed before release is finished. This is why it is called the release consistency model.



This is the relationship between acquire, release and other accesses. Of course, the order between SA and SR must be kept.



This shows the order which must be kept between multiple accesses.



This diagram shows the benefit of the release consistency. Two critical sections can be executed in the overlapped manner.



Recently, most of high performance processors provide the speculative execution. This mechanism can be used instead of the release consistency model. That is, if there are unsynchronized that actually causes a race, the roll back is trigered. However, the detection is difficult and the rollback has a large overhead, so it is difficult to say which approach is better.





In the next segment, I am going to talk about the software distributed shared memory. This mechanism is introduced for the machine without the cache coherent mechanism. The ideal is to use the virtual memory management mechanism for keeping the shared memory. So, the unit of management is a page, not a cache block.



Let me explain a simple example of software shared memory. Assume three processors share software shared memory. When a PC A requests to read a shared page which is allocated on this home PC, it causes the page fault. Instead of getting the page from the disk, it sends the request to the home PC. When the request message is received, the home PC is interrupted and the software manager is invoked. It returned the requested page to the PC A.

Repres	sentative Sof	tware	are allowed for The timing to send the messages
Name	University	SW/MW	Consistency model
IVY	Univ.Irvine	SW	Sequential
CVS	Univ. of Maryland	SW	Lazy release
TreadMarks	Washington Univ.	MW	Lazy release
Munin	Rice Univ.	MW	Eager release
Midway	CMU	MW	Entry
JIAJIA	Chinese Academy of Science	MW	Scope

This table shows the representative software distributed memory systems. It is classified into single writer and multiple writers. And the timing to send the messages.



In CC-NUMA machines, further performance improvement is difficult by extending the release consistency. However, for Software distributed memory, extended models are required. Thus, various types of extended consistency model has been proposed.



Eager Release Consistency is used in Munin. It reduces the number of message transfers. In release consistency, write messages are sent immediately.



However, in eager release consistency, a merged message is sent when the lock is released.



This diagram shows the situation, in this case, only one writer is allowed.



Eager release consistency can be extended to multiple write protocol. In this case, only difference is sent when released.



This diagram shows how the multiple writers protocol works. In this case, a twin memory is allocated when the target page is fetched.



Multiple writers protocol allows for multiple PUs to write the same page at the same time.



When write back is needed, the only difference with twin is written back.



The eager release consistency updates all copies pages when they are released.



In order to reduce the number of messages, lazy release consistency only updates page which



Entry release consistency fixes the combination of a shared data and associated synchronization object. The operation for keeping consistency is done only for the target data.



Assume that the synchronization object S is associated into the shared data x,y and synchronization object R is associated to the shared data z. The illustrated data exchange is only required.



Let me explain today's lesson.



Exercise
 Which order should be kept in the following access sequence when TSO,PSO and WO are applied respectively.
SYNC
Write
Write
Read
Read
SYNC
Read
Write
Write
SYNC