VivadoHLS design

Kazusa Musha

2019.3.18

How to create a new project (1)



How to create a new project (2)

New Vivado HLS Project Y Project Configuration Create Vivado HLS project of selected type	New Vivado HLS Project Add/Remove Files Add/remove C-based source files (design specification)	Add/Remove Files ************************************
Project name: test Location: //home/asap2/mushak/workspace/his_workspace Browse	Top Function: test Design Files Name CFLAGS Add Files Edit CFLAGS Remove	TestBench Files Name CFLAGS Add Files New File Add Folder Edit CFLAGS Remove
Project name and directory	< Back Next > Cancel Finish	Test bench file is specified.
are specified. Here, "test" is used.	Top function name. Here, test is used.	It can be added later, so here, it is empty.

How to create a new project (3)

🔀 New Vivado HLS Project X	Device Selection Dialog X
Solution Configuration Part must be specified.	Select: Reards
Solution Name: solution1 Clock Period: 10 Uncertainty: Part Selection Bat: [Place celect part]	Filter Product Category: All Package: All Family: All Speed grade: All Sub-Family: All Temp grade: All
Fold (Prease select part)	Reset All Filters Search: v xcku095-ffvb2104 (4 matches)
	Part Family Package Speed SLICE LUT FF DSP BRAM
Olialshawa	
Click nere	xcku095-ffvb2104-2-e Kintex UltraScale FPGAs ffvb2104 -2-e 67200 537600 1075200 768 3360
	♦ xcku095-ffvb2104-1-i Kintex UltraScale FPGAs ffvb2104 -1-i 67200 537600 1075200 768 3360
< Back Cancel Finish	Cancel OK
	FPGA chip identifier. Here, xcku115-flvb2104-2-e is specified.

How to create a new project (4)



How to create a new project (5)



How to create a new project (6)





VivadoHLS design flow

N×M Product-sum operation

 NxM product-sum operation (N=12, M=12)

Similar to computation in LeNet, the contest this year.

```
#define N 12
#define M 12
void test(
  float input[M],
  float output[N],
 float weight[N][M]
){
  int n, m;
  for (n = 0; n < N; n++)
    for (m = 0; m < M; m++)
      output[n] += input[m]
                 * weight[n][m];
}
```

C-level simulation(1/2)



- Simulation must be done before synthesis
 - "Run C Simulation"
 - Call "test.c" from the test bench "tb.c" like the normal C design.
 - When ap_cint.h header (free- size integer) is used, simulation will cause errors.

C-level simulation(2/2)

```
tb.c
#include<stdio.h>
#define N 12
#define M 12
void test(
  float input[M],
  float output[N],
  float weight[N][M]
);
int main(){
  float idata[M];
  float wdata[N][M];
  float odata[N];
  int i, j, n, m;
  for (i = 0; i < M; i++) idata[i] = 1.0;
  for (j = 0; j < N; j++) odata[i] = 0.0;
  for (n = 0; n < N; n++)
    for (m = 0; m < M; m++)
      wdata[n][m] = 1.0*n;
  test(idata, odata, wdata);
  for (j = 0; j < N; j++)
    printf("%f¥n", odata[j]);
  return 0;
}
```



Try Synthesis



Check the synthesis results(1/2)

🔀 Vivado HLS 2017.2 - test (/home/asap2/mushak/workspace/hls_workspace/test)
<u>File E</u> dit <u>P</u> roject <u>S</u> olution <u>W</u> indow <u>H</u> elp
ြဲ Explorer 🕱 🤣 🦷 🗖 💽 test.c 🕼 tb.c 🗊 Synthesis(solution1) 🔀
▼
> Synthesis Report for test > Source > test.c > test.c > to.c > solution1 > constraints > directives.tcl > cosim > cosim <td< th=""></td<>
INF0: [HLS 200-112] Total elapsed time: 11.81 seconds; peak allocate Finished C synthesis.
K

- Performance
 - Timing
 - Unit is "ns". If it is less than 10ns=100MHz, it's OK.
 - Latency
 - Response time from data input to data output.
 - Interval
 - Interval of data inputs. The time from a data-set input to the next data-set input.
 - Utilization Estimates
 - FPGA Resource utilization
 - BRAM,DSP,FF, and LUT must be in 100%.
 - Interface
 - Inputs/Outputs of the module

Check the synthesis results(2/2)

Clock	Target	Estimated	Uncertainty
ap_clk	10.00	8.57	1.25

Late	ency	Interval		
min	max	min max		Туре
1321	1321	1322	1322	none

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	98	54
FIFO	-	-	-	-
Instance	-	5	355	352
Memory	-	-	-	-
Multiplexer	-	-	-	75
Register	-	-	134	-
Total	0	5	587	481
Available	3360	768	1075200	537600
Utilization (%)	0	~0	~0	~0

PTI Ports	Dir	Rite	Protocol	Source Object	CTupe
RILPOILS	Dir	DILS	Protocol	source object	Стуре
ap_clk	in	1	ap_ctrl_hs	test	return value
ap_rst	in	1	ap_ctrl_hs	test	return value
ap_start	in	1	ap_ctrl_hs	test	return value
ap_done	out	1	ap_ctrl_hs	test	return value
ap_idle	out	1	ap_ctrl_hs	test	return value
ap_ready	out	1	ap_ctrl_hs	test	return value
input_r_address0	out	4	ap_memory	input_r	array
input_r_ce0	out	1	ap_memory	input_r	array
input_r_q0	in	32	ap_memory	input_r	array
output_r_address0	out	4	ap_memory	output_r	array
output_r_ce0	out	1	ap_memory	output_r	array
output_r_we0	out	1	ap_memory	output_r	array
output_r_d0	out	32	ap_memory	output_r	array
output_r_q0	in	32	ap_memory	output_r	array
weight_address0	out	8	ap_memory	weight	array
weight_ce0	out	1	ap_memory	weight	array
weight q0	in	32	ap_memory	weight	array

• Latency is 1177cycles, and Interval is 1178 cycles. The smaller the better.

• Timing is satisfied. No problem.

- Utilization is almost 0.
- Interface:

ap** are for control. Address and data are provided for input, output, and weight.

• The memory is outside the module, and the data are fetched in advance.

Check the results (Analysis)



- Analysis tab is used to analyze the module in detail.
 - The timing of data load is shown. It is useful for debugging.
 - Latency or interval of each module(for loop or function) is checked.
 - Useful for optimization shown later.

Generating IP (Export RTL)



- "Export RTL" generates IP useful by the IPcatalog in Vivado.
- This step is done after debugging.

Directives

What are directives ? (Pragma)

- Commands for optimization of the HLS description
 UNROLL, PIPELINE, DATAFLOW, etc...
- Various types solutions can be implemented.
 - tips: multiple solutions can be generated.
- Key factors to optimize HLS.

High speed implementation using directives

- The target source code is optimized.
- The I/O bandwidth(input,weight, and output) is assumed up to 128bit/cycle

```
#define N 12
#define M 12
void test(
  float input[M],
  float output[N],
  float weight[N][M]
){
  int n, m;
  for (n = 0; n < N; n++)
    for (m = 0; m < M; m++)
      output[n] += input[m]
                 * weight[n][m];
}
```

The target image

• Comparing the current design and the target image.



#pragma HLS UNROLL (1/3)

- HLS UNROLL unrolls the loop statically.
 - Without unrolling, only a statement is executed in a loop.
 - Moreover, branch processing takes another cycle in each loop.

factor controls the degree of unrolling

- 4 means four loops executed in parallel.
- Undividable factor causes an error
- If factor is not specified, the loop is completely unrolled.
 - Note that too many unrolling may cause an memory error.

```
void test(
  float input[M],
  float output[N],
  float weight[N][M]
){
  int n, m;
```

#pragma HLS UNROLL (2/3)

Available

Utilization (%)

• Let's synthesize and compare

void test(
 float input[M],
 float output[N],
 float weight[N][M]
){
 int n, m;

Late	ency	Interval		
min	max	min max		Туре
1321	1321	1322	1322	none

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	98	54
FIFO	-	-	-	-
Instance	-	5	355	35
Memory	-	-	-	-
Multiplexer	-	-	-	75
Register	-	-	134	-
Total	0	5	587	48
Available	3360	768	1075200	53760
Utilization (%)	0	~0	~0	~(



3360

768 1075200 537600

~0

Performance improvement has been achieved.

←Interval is reduced from 1 3 2 2 cycles to 7 8 2 cycles

←Instead, the resource is increased.

#pragma HLS UNROLL (3/3)

- Comparison of the structures
 - The parallel processing with 4 Mult-Add increases the performance.



#pragma HLS PIPELINE (1/2)

- HLS PIPELINE increases the throughput by pipelining.
 - Frequently used like as well as UNROLL.
 - Simple performance improvement is obtained.
 - It is efficient when used at the upper hierarchy of UNROLL-ed loop.
 - Note that the UNROLL inside the PIPELINE-ed loop executes the complete unrolling.
 - factor is ignored.

```
void test(
  float input[M],
  float output[N],
  float weight[N][M]
){
  int n, m;
  for (n = 0; n < N; n++)
#pragma HLS PIPELINE
                               Complete
    for (m = 0; m < M; m++)
                               Unroll
#pragma HLS UNROLL
      output[n] += input[m]
                 * weight[n][m];
}
```



#pragma HLS PIPELINE (2/2)

- HLS PIPELINE can be applied to the function as well as loops.
 - All UNROLL in the function becomes the complete unrolling.



```
void test(
  float input[M],
  float output[N],
  float weight[N][M]
){
#pragma HLS PIPELINE
  int n, m;
 for (n = 0; n < N; n++)
#pragma HLS UNROLL
    for (m = 0; m < M; m++)
#pragma HLS UNROLL
      output[n] += input[m]
                * weight[n][m];
}
      Latency
               Interval
```

min max min max

80

79

79

Туре

80 function



- Optimize the example design 'test' by using directives shown here.
- Try to evaluate the clock cycles after the synthesis.

Small module based design

- The functional module is changed into the form of "pe" here.
- Small module based design is suitable for providing buffer and dataflow design.

```
void test(
   float input[M],
   float output[N],
   float weight[N][M]
){
   pe(input, output, weight);
}
```

```
void pe(float input[M], float output[N], float
weight[N][M]){
#pragma HLS PIPELINE
int n, m;
for(n = 0; n < N; n++)
#pragma HLS UNROLL
for(m = 0; m < M; m++)
#pragma HLS UNROLL
output[n] += input[m] * weight[n][m];
}
```

#pragma HLS ARRAY_PARTITION (1/2)

- HLS ARRAY_PARTITION divides the array (input,output,etc.) for increasing the parallelism.
 - Usually, array division is automatically done by HLS.
 - Here, it is used to divide the input/output completely.
 - dim specifies the dimension which the partition is applied. 0 means all dimension.

```
void pe(float input[M], float output[N], float weight[N][M]){
#pragma HLS ARRAY_PARTITION variable=input complete dim=0
#pragma HLS ARRAY_PARTITION variable=output complete dim=0
#pragma HLS ARRAY_PARTITION variable=weight complete dim=0
#pragma HLS PIPELINE
    int n, m;
    for(n = 0; n < N; n++)
#pragma HLS UNROLL
        for(m = 0; m < M; m++)
#pragma HLS UNROLL
        output[n] += input[m] * weight[n][m];
}</pre>
```

#pragma HLS ARRAY_PARTITION (2/2)

- There are three ways of ARRAY_PARTITION
 - Please refer Xilinx's document UG1270



X14307-110217

Vivado HLS 最適化手法ガイド UG1270 (v2017.4) 67ページよ り引用

https://www.xilinx.com/support/documentation/sw_manuals_j/

xilinx2017_4/ug1270-vivado-hls-opt-methodology-guide.pdf $_{31}$

Trial and error on PE design (1/2)

- For high performance computation, the way of computation itself is changed.
- The current problem: the array "output" has both input/output -> Too much amount of communication.
 - Initialize "output" in the module ("read" out the output can be eliminated.)
 - Registers are provided inside the PE to store the data to store the data temporally.

Trial and error on PE design (2/2)



Optimization of data transfer

- The performance of PE has been enhanced. But the total effect is not so much.
- This is because the I/O bandwidth and internal communication bandwidth are not enough
- Let's enhance them.

AXI Stream

- AXI is a standard interface for Xilinx's FPGA
 - Master-Slave
- AXI Stream is a stream style interface included in the AXI



Refer the manual for detail

#pragma HLS INTERFACE (1/2)

- HLS INTERFACE specifies the interface explicitly.
 - Without it, address-data interface is automatically assigned.
 - The following description causes an error

 AXI Stream only accepts input/output along with the order of array index.

```
void test(
 float input[M],
 float output[N],
 float weight[N][M]
){
#pragma HLS INTERFACE axis port=input
#pragma HLS INTERFACE axis port=output
#pragma HLS INTERFACE axis port=weight
 pe(input, output, weight);
}
```

#pragma HLS INTERFACE (2/2)

 tmp buffer is introduced for streaming access.

void test(

```
float input[M],
float output[N],
float weight[N][M]
```

```
){
```

}

```
#pragma HLS INTERFACE axis port=input
#pragma HLS INTERFACE axis port=output
#pragma HLS INTERFACE axis port=weight
float input_tmp[M], output_tmp[N], weight_tmp[N][M];
```

```
load_weight(weight, weight_tmp);
load_input(input, input_tmp);
```

```
pe(input_tmp, output_tmp, weight_tmp);
```

```
store_output(output_tmp, output);
```

```
void load_weight(float weight[N][M], float
weight_tmp[N][M]){
#pragma HLS PIPELINE
int n, m;
for(n = 0; n < N; n++)
#pragma HLS UNROLL
for(m = 0; m < M; m++)
#pragma HLS UNROLL
weight_tmp[n][m] = weight[n][m];
}
void load_input(float input[M], float input_tmp[M]){
#pragma HLS PIPELINE
int m;
for(m = 0; m < M; m++)
#pragma HLS UNROLL
```

```
input_tmp[m] = input[m];
```

}

}

```
void store_output(float output_tmp[N], float
output[N]){
  #pragma HLS PIPELINE
    int n;
    for(n = 0; n < N; n++)
  #pragma HLS UNROLL
       output[n] = output_tmp[n];
```

The bandwidth extension

- For extending the bandwidth, HLS ARRAY_PARTITION cyclic is convenient.
 - factor is set to be four in order to extend the bandwidth 128bits.

```
void test(float input[M], float output[N], float weight[N][M]){
#pragma HLS INTERFACE axis port=input
#pragma HLS INTERFACE axis port=output
#pragma HLS ARRAY_PARTITION variable=input cyclic
factor=4 dim=1
#pragma HLS ARRAY_PARTITION variable=output cyclic
factor=4 dim=1
#pragma HLS ARRAY_PARTITION variable=weight cyclic
factor=4 dim=1
```

float input_tmp[M], output_tmp[N], weight_tmp[N][M];

```
load_weight(weight, weight_tmp);
load_input(input, input_tmp);
pe(input_tmp, output_tmp, weight_tmp);
store_output(output_tmp, output);
```

}



#pragma HLS DATAFLOW (1/2)

- HLS DATAFLOW is a directive to generate dataflow with loops and functions.
 - Each loop and function is independent module and data are transferred between them.
 - Each function is connected with FIFO or PIPO (double buffer).
 - Only a function can read/write from/to an argument (*_tmp, here)
 - It is quite natural considering the hardware structure.

```
void test(float input[M], float output[N], float
weight[N][M]){
#pragma HLS INTERFACE axis port=input
#pragma HLS INTERFACE axis port=output
#pragma HLS INTERFACE axis port=weight
#pragma HLS ARRAY_PARTITION variable=input cyclic
factor=4 dim=1
#pragma HLS ARRAY_PARTITION variable=output cyclic
factor=4 dim=1
#pragma HLS ARRAY_PARTITION variable=weight cyclic
factor=4 dim=1
```

#pragma HLS DATAFLOW

}

float input_tmp[M], output_tmp[N], weight_tmp[N][M];

load_weight(weight, weight_tmp); load_input(input, input_tmp); pe(input_tmp, output_tmp, weight_tmp); store_output(output_tmp, output);

#pragma HLS DATAFLOW (2/2)

• The generated image



Analyzing the performance

- Interval is only 3 6 cycles.
 - 37x performance compared to the original version.

🖃 Timing (ns)

Summary

Clock Target Estimated Uncertainty ap_clk 10.00 8.29 1.25

Latency (clock cycles)

Summary

Late	ency	Inte	rval	
min	max	min	max	Туре
91	91	36	36	dataflow

Detail

Instance

		Late	ency	Inte	erval	
Instance	Module	min	max	min	max	Туре
pe_U0	pe	50	50	1	1	function
load_weight_U0	load_weight	36	36	36	36	function
store_output_U0	store_output	3	3	3	3	function
load_input_U0	load_input	3	3	3	3	function

FPGA resource

• DSP is almost sold out.

Summary

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	44	726
FIFO	0	-	0	168
Instance	-	720	79431	58745
Memory	-	-	-	-
Multiplexer	-	-	-	1548
Register	-	-	174	-
Total	0	720	79649	61187
Available	3360	768	1075200	537600
Utilization (%)	0	93	7	11

Review

- HLS UNROLL
 - Loop unrolling
- HLS PIPELINE
 - Pipelining
- HLS ARRAY_PARTITION
 - Array partition explicitly for interleaving and banking.
- HLS INTERFACE
 - Select the interface of a function(AXI Stream, AXI4 Lite, etc \cdots)
- HLS DATAFLOW
 - Data flow implementation of for loops and functions.